Welcome to Mobilarian Forum - Official Symbianize forum.

Join us now to get access to all our features. Once registered and logged in, you will be able to create topics, post replies to existing threads, give reputation to your fellow members, get your own private messenger, and so, so much more. It's also quick and totally free, so what are you waiting for?

Armv8 Architecture Exception And Crash Debugging

Alexhost
OP
O 0

oaxino

Alpha and Omega
Member
Access
Joined
Nov 24, 2022
Messages
30,024
Reaction score
860
Points
113
Age
35
Location
japanse
grants
₲89,687
1 years of service
Armv8 Architecture: Exception And Crash Debugging


a5b6f4ebfe7793417b3e1f741149436a.jpeg


Published 4/2024
MP4 | Video: h264, 1920x1080 | Audio: AAC, 44.1 KHz
Language: English | Size: 1.26 GB | Duration: 4h 18m

Exception and Crash case study in Cortex-A based Processor(Armv8-Aarch64)​


What you'll learn
The basic concept of Exception in Armv8-A
4 exception provided by Armv8-A
Synchronous exception
IRQ and FIQ exception
Crash case studies
Requirements
Computer Architecture
Micro-processor
Description
Smartphones, AI System-on-Chip (SoC), Electric Vehicle Automotive (Infotainment, Autonomous Driving), and Arm processors used in cloud servers and MacBooks are all based on the Armv8-A architecture, which is a 64-bit Cortex-A processor (e.g., Cortex-A53, Cortex-A57, Cortex-A72). Currently, in the system software industry, knowledge of the Armv8-A architecture is considered essential as it is in high demand.This lecture covers the Exception, that is the key feature of Armv8-A architecture necessary for the development of software systems. The intended learners will understand;Concept of Exception How Arm core generates Exception System call or Secure monitor callException vector tableTo understand key features of Armv8, we need to primary concept of Exception. This lecture explains the details of Exception which is not discuss in the conventional course which includes; Which registers are updated when Arm core generates exception Correlation between exception vector table and exception handler Common scenario of exception handlers How IRQ and FIQ is handled under secure environment How exception level is switched In general, a piece of software, such as an application, the kernel of an operating system, or a hypervisor, is implemented using exception. So understanding exception is important. If you understand what this lecture cover, you will have; Strong debugging skills Broaden your insight of system architecture Better understanding of Armv8 architecture
Overview
Section 1: Introduction
Lecture 1 Introducing this course
Section 2: Introducing Exception
Lecture 2 Introduction to Exception in CPU architecture
Lecture 3 Introduction to Exception in Arm architecture
Lecture 4 Why need to learn Exception: Intro
Lecture 5 Why need to learn Exception: 1. To level up troubleshooting skills
Lecture 6 Why need to learn Exception: 2. To understand fundamentals of Arm architecture
Lecture 7 Why need to learn Exception: 3. To gain insight into Linux kernel and RTOS
Section 3: Introducing Exception in Armv8-A
Lecture 8 Key feature of Exception in Armv8-A
Lecture 9 Types of exception: IRQ and memory abort
Lecture 10 Exceptions in Armv8-A: Synchronous, IRQ, FIQ, SError
Lecture 11 Switching exception level
Section 4: Synchronous Exception - memory abort
Lecture 12 Synchronous Exception - memory abort
Lecture 13 Workflow: Synchronous Exception - memory abort (Part.1)
Lecture 14 Workflow: Synchronous Exception - memory abort (Part.2)
Section 5: Synchronous Exception - SVC
Lecture 15 Workflow: Synchronous Exception - SVC (Part.1)
Lecture 16 Workflow: Synchronous Exception - SVC (Part.2)
Section 6: IRQ Exception
Lecture 17 Introduction to interrupt type exception
Lecture 18 Operation of IRQ Exception Generation-Part.1
Lecture 19 Operation of IRQ Exception Generation-Part.2
Lecture 20 Operation of IRQ Exception Generation-Part.1 (Duplicated)
Lecture 21 Operation of IRQ Exception Generation-Part.3
Lecture 22 IRQ interrupt exception handling routine
Lecture 23 IRQ interrupt return
Lecture 24 Interrupt handling from software point of view
Lecture 25 Summary: Interrupt handling with big picture
Section 7: FIQ Exception
Lecture 26 Introduction to FIQ
Lecture 27 FIQ Exception handler (Linux kernel)
Section 8: SError Exception
Lecture 28 Introducing SError Exception
Lecture 29 Workflow-SError Exception(Part.1)
Lecture 30 Workflow-SError Exception(Part.2)
Lecture 31 SError exception handling routine
Section 9: Exception handling at EL1
Lecture 32 Memory abort Exception handling at EL1
Lecture 33 Memory system in case of Memory abort
Lecture 34 IRQ(Interrupt) Exception handling at EL1
Lecture 35 IRQ(Interrupt) handling - Software point of view
Section 10: How to analyze exception vector table
Lecture 36 Part1-set current exception levels
Lecture 37 Part2-Understand 'Current Exception level with SP_EL0'
Lecture 38 Part3-Simplified Exception vector table
Lecture 39 Exception handling in Linux kernel
System software engineer,Professionals interested in exploring Embedded systems,Professionals interested in exploring Armv8 architecture,Hobbyists and students who want to start their career in Embedded world,If you think about 'embedded' then think about taking this course. you will not be disappointed,System software engineers who are eager to level up debugging skills

Screenshots

c0ae6d79b860fbb728c252c3f5bb1af0.jpeg

rapidgator.net:
You must reply in thread to view hidden text.

nitroflare.com:
You must reply in thread to view hidden text.
 
K 0

KatzSec DevOps

Alpha and Omega
Philanthropist
Access
Joined
Jan 17, 2022
Messages
606,023
Reaction score
7,814
Points
83
grants
₲58,329
2 years of service
oaxino salamat sa pag contribute. Next time always upload your files sa
Please, Log in or Register to view URLs content!
para siguradong di ma dedeadlink. Let's keep on sharing to keep our community running for good. This community is built for you and everyone to share freely. Let's invite more contributors para mabalik natin sigla ng Mobilarian at tuloy ang puyatan. :)
 
Top Bottom